Sort by
Refine Your Search
-
Listed
-
Country
-
Field
-
job details https://secretaria.uvigo.gal/uv/web/convocatoria/public/show/1788 Work Location(s) Number of offers available1Company/InstituteSCHOOL OF TELECOMMUNICATION ENGINEERING
-
Salary Range $21.06-33.69/hour Type of Position Staff Position Time Status Full-Time Required Education HS Click here for more information about equivalencies: https://hr.uky.edu/employment/working-uk
-
Job Description Apply now Req Id: 40228 Job Title: Electronic Shop Supervisor City: West Lafayette Job Description: . What You'll be Doing: Manage Electronic and PIC-Telecommunications units
-
of medical databases. Design, implementation, and testing of deep learning and AI algorithms for processing tabular, genomic and signals (including speech and audio). Where to apply Website https://www.uam.es
-
order issued by the Director General of the Telecommunications Institute on February 20, 2026, it was approved to open an international call to select one researcher with a master’s degree in the
-
records. Purchases office supplies, and coordinates mail, shipping and receiving, and telecommunications logistics. May administer operating accounts and federal and state grants and do monthly
-
verification and validation of the proper converter operation. Where to apply Website https://www.uniovi.es/conocenos/rrhh/convocatorias/investigacion Requirements Research FieldEngineeringEducation LevelMaster
-
, Physics, Telecommunications Engineering, Applied Physics, Optics, Material Engineering, or similar. You should not have a doctoral degree at the time of recruitment. You must not have resided or carried out
-
communications into modern large-scale telecommunications networks. We expect a strong background in networking, especially in QKD and 5G environments, particularly in the management and configuration of QKD and
-
inclusive. Where to apply Website https://t.ly/nqUtD Requirements Research FieldEngineeringEducation LevelBachelor Degree or equivalent Skills/Qualifications Strong proficiency in Verilog for RTL design and