110 developer-"https:"-"https:"-"https:"-"UCL" positions at SINGAPORE INSTITUTE OF TECHNOLOGY (SIT)
Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Field
-
members to develop an onboard microgrid simulation model with energy management. Work with research team to deliver the work scope and undertake these responsibilities in the project. Work Responsibilities
-
research in visual generation models, agentic AI. Collaborate with industry partners to develop AI solutions to address real-world problems. Develop and maintain research prototypes and software. Publish
-
team to develop a demonstration scale low pressure membrane system in collaboration with Atera Water Pte Ltd. Key Responsibilities Applicants are invited for a Research Engineer in low pressure membrane
-
be responsible for developing and delivering digital literacy courses to undergraduate students and academic staff as part of the institutional drive to ensure our graduates are ready for a highly
-
in POD, they jointly develop central policies and processes for the safe and seamless operation of laboratories in SIT. Key Responsibilities Design and teach labs & practice modules. Mentor students in
-
critical for developing shared, plug-and-play autonomy capabilities that drastically accelerate project development speed. With a strong foundation in Mechatronics, this individual guarantee hardware
-
learning objectives. You will also be responsible for developing and delivering digital literacy courses to undergraduate students and academic staff as part of the institutional drive to ensure our
-
the research team to develop solutions for adapting CCS2 chargers for marine electrical vessels and optimizing DC fast charging technology for marine applications. As a Research Engineer (Electrical Engineering
-
in POD, they jointly develop central policies and processes for the safe and seamless operation of laboratories in SIT. Key Responsibilities Design and teach labs & practice modules. Mentor students in
-
in POD, they jointly develop central policies and processes for the safe and seamless operation of laboratories in SIT. Key Responsibilities Design and teach labs & practice modules. Mentor students in