293 programming-"https:" "https:" "https:" "U.S" "U.S" uni jobs at Oak Ridge National Laboratory
Sort by
Refine Your Search
-
drug testing program. About ORNL: As a U.S. Department of Energy (DOE) Office of Science national laboratory, ORNL has an impressive 80-year legacy of addressing the nation’s most pressing challenges
-
the last 5 years Experience in multivariate statistical procedures and basic modelling Data analysis and management programming experience in R or Python GIS experience Excellent written and oral
-
of the candidates’ research. Questions related to this position: Contact Dr. Juan M Restrepo (restrepojm@ornl.gov). Please reference DAML Staff. About ORNL: As a U.S. Department of Energy (DOE) Office of Science
-
offered a salary at or near the top of the range for a position. Link to benefits. https://jobs.ornl.gov/content/Benefits/?locale=en_US Overview: We are seeking an SAP Functional Analyst to serve as a
-
the U.S. for three consecutive years, you are not eligible for the PIV credential and instead will need to obtain a favorable Local Site Specific Only (LSSO) risk determination to maintain employment. Once
-
and participation in an ongoing random drug testing program. Visa Sponsorship: Visa sponsorship is not available for this position. About ORNL: As a U.S. Department of Energy (DOE) Office of Science
-
testing program. In addition, due the SCI, you may also be subject to random polygraph testing. About ORNL: As a U.S. Department of Energy (DOE) Office of Science national laboratory, ORNL has
-
experience, or a B.S. with 15 years relevant experience. Demonstrated experience engaging with U.S. Department of Energy (DOE) program offices and aligning work with their strategic priorities. Excellent
-
an ongoing random drug testing program. About ORNL: As a U.S. Department of Energy (DOE) Office of Science national laboratory, ORNL has an impressive 80-year legacy of addressing the nation’s most pressing
-
: Strong programming skills in languages such as C++, Python, and, preferably, Julia. Proficiency in hardware design using Verilog and High-Level Synthesis (HLS) for ASIC and FPGA platforms. Demonstrated