Sort by
Refine Your Search
-
: Translate ML-based error-correction / DPD algorithms into hardware-friendly forms (model reduction, sparsity, quantization, fixed-point design). Design the architecture and RTL of a low-power accelerator that
-
design next-generation computer architectures for running large AI models on embedded and edge systems under strict timing, energy, and memory constraints. You’ll explore hardware-aware optimization and co
Enter an email to receive alerts for hardware-design "https:" positions