Sort by
Refine Your Search
-
Listed
-
Category
-
Program
-
Employer
-
Field
-
Research Assistant in Physical Computing and Wearables at the Department of Computer Science, Aar...
of an assessment of who of the candidates are most relevant considering the requirements of the advertisement. All applicants will be notified within 6 weeks whether or not their applications have been sent
-
University is known worldwide for its high academic quality and societal impact. The Department of Electronic Systems employs more than 200 people, of which about 90 are PhD students, and about 40 % of all
-
participation on committees or boards, participation in organisations etc. Additional qualifications in relation to the position References/recommendations You can read more about the requirements for your
-
can be maintained. You can read more about family and work-life balance in Denmark. International applicants International applicants are encouraged to read about the attractive working conditions and
-
Postdoc – Performance requirements for biobased construction materials used in the building envelope
-world pilot cases, and a collaborative, interdisciplinary research environment. You can read more about the department at www.build.aau.dk. The Villum Foundation has launched a record-breaking research
-
, project reports or research tool design. We are looking for an applicant who is enthusiastic about developing digital strategic communication as a field of research and teaching within the department and
-
Work The place of work is Ny Munkegade 120, 8000 Aarhus C. Contact Information Further information about the position may be obtained from / For further information please contact: Dr Simon Wall +45
-
on housing, registration and access to university services and social networks. You can learn more about AAU Energy at www.energy.aau.dk . How to apply Your application must include the following: Application
-
candidates will receive a written assessment. Read about shortlisting at SDU. Interviews and tests may be part of the overall evaluation. Conditions of enrolment/employment Appointment as a PhD fellow is a 3
-
years at most): Strong background in digital IC design. Hands-on experience in VLSI design including Cadence Digital IC design tools (Genus and Innovus), Verilog/VHDL, SPICE. Experience in layout design