Sort by
Refine Your Search
-
Listed
-
Country
-
Field
- Economics
- Medical Sciences
- Computer Science
- Engineering
- Business
- Education
- Science
- Biology
- Materials Science
- Arts and Literature
- Electrical Engineering
- Social Sciences
- Mathematics
- Psychology
- Chemistry
- Humanities
- Law
- Environment
- Sports and Recreation
- Linguistics
- Philosophy
- Physics
- Design
- Earth Sciences
- 14 more »
- « less
-
Lecturer AY - Electrical Computer Engineering Apply now Job no: 557346 Work type: Instructional Faculty - Temporary/Lecturer Location: Pomona Categories: Unit 3 - CFA - California Faculty
-
EIA staff, as well as receive additional support to effectively accomplish internship goals. Appointments will involve projects focused on software engineering. Stipends The DOE Scholars Program
-
interpretable approach that combines optical and electrical measurements on a single chip. Funding category: Contrat doctoral PHD Country: France Where to apply Website https://www.abg.asso.fr/fr/candidatOffres
-
10 Apr 2026 Job Information Organisation/Company Università degli Studi di Perugia Research Field Engineering Researcher Profile Recognised Researcher (R2) Leading Researcher (R4) First Stage
-
As part of the PICs@ICFO Strategic Initiative, ICFO coordinates PIXEurope, a flagship Pilot Line funded under the European Chips JU program. With €400 million in investments and a consortium of 20
-
facilities. This position is responsible for supporting the diverse body of faculty and students of the Mechanical Engineering Technology (MET) Program in the Department of Engineering and Engineering
-
responsibilities? No Preferred Education/Experience Bachelor’s degree in Computer Science, Machine Learning, AI, Data Science, Engineering, Mathematics, or related field (Master’s or PhD preferred). 7+ years
-
Pilot Line funded under the European Chips JU program. With €400 million in investments and a consortium of 20 partners across 11 countries, the project aims to reinforce Europe’s strategic autonomy in
-
, packaging & co-packaged optics Design of low loss passive components (Si, SiN, …) for scalable photonic systems Development of chip-to‑chip and chip‑to‑fiber coupling structures Technology pathfinding for co
-
17 Apr 2026 Job Information Organisation/Company Télécom SudParis Department TELECOM SUDPARIS Research Field Computer science Researcher Profile First Stage Researcher (R1) Positions Research