Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- UNIVERSIDAD POLITECNICA DE MADRID
- California State University San Marcos
- The California State University
- Fraunhofer-Gesellschaft
- Universidade de Vigo
- Eindhoven University of Technology (TU/e)
- Nanyang Technological University
- Oak Ridge National Laboratory
- Universitat Politècnica de Catalunya (UPC)- BarcelonaTECH
- VIETNAMESE-GERMAN UNIVERSITY
- Austrian Academy of Sciences, The Human Resource Department
- DAAD
- Delft University of Technology (TU Delft); yesterday published
- European Space Agency
- IMEC
- INESC ID
- International Iberian Nanotechnology Laboratory (INL)
- Max Planck Institute for Extraterrestrial Physics, Garching
- National University of Singapore
- Queen's University Belfast
- RMIT University
- Radix Trading LLC
- SUNY Oswego
- TU Dresden
- University of Antwerp
- University of Birmingham
- University of California
- University of Cyprus
- University of Southern Denmark
- Université de Bordeaux - Laboratoire IMS
- 21 more »
- « less
-
Field
-
., GNURadio, Matlab, LabView), and/or FPGA development (e.g., VHDL) is a plus. You are a team player and have strong communication skills. You have a high proficiency in oral and written English. You comply
-
using a hardware description language (such as VHDL), test bench development, and implementation of advanced digital design systems in the laboratory component. Minimum qualifications: A master's degree
-
, methodologies, tools, and techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets
-
that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies
-
techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze
-
mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques
-
that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies
-
to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software
-
techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze
-
mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques