Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- UNIVERSIDAD POLITECNICA DE MADRID
- Fraunhofer-Gesellschaft
- Universidade de Vigo
- California State University San Marcos
- Eindhoven University of Technology (TU/e)
- Nanyang Technological University
- Oak Ridge National Laboratory
- Universitat Politècnica de Catalunya (UPC)- BarcelonaTECH
- VIETNAMESE-GERMAN UNIVERSITY
- Austrian Academy of Sciences, The Human Resource Department
- DAAD
- Delft University of Technology (TU Delft); yesterday published
- IMEC
- INESC ID
- Imperial College London
- Max Planck Institute for Extraterrestrial Physics, Garching
- National University of Singapore
- Queen's University Belfast
- RMIT University
- Radix Trading LLC
- SUNY Oswego
- TU Dresden
- University of Antwerp
- University of Birmingham
- University of California
- University of San Francisco
- University of Southern Denmark
- Université de Bordeaux - Laboratoire IMS
- Virginia Tech
- 20 more »
- « less
-
Field
-
++ programming languages and data analysis techniques General knowledge of microelectronics and FPGAs (VHDL or Verilog) is desirable Knowledge in radiation physics and dosimetry Interdisciplinary collaboration
-
field. Solid background in digital IC design and digital signal processing. Hands-on RTL design skills (SystemVerilog / Verilog / VHDL) plus scripting (Python / MATLAB / C/C++). Strong command of English
-
hardware description languages (HDLs) such as Verilog or VHDL Strong understanding of digital design principles and embedded systems Proficiency in low-level programming languages such as C, Rust and RISC-V
-
description (e.g., using SystemVerilog, or VHDL) The members of the evaluation panel assigns a classification to each of the candidates on a scale of 0 to 100 points, ranking the candidates according
-
accelerator applications, especially storage ring lattice and orbit control. Proficient in RTL design (Verilog/SystemVerilog/VHDL), IP integration, simulation, timing closure, and FPGA deployment. Skilled in C
-
intelligence and hardware implementation, the candidate should have a strong background in at least some of these topics. VHDL Programming skills are also required. Additional Information Work Location(s) Number
-
discipline Knowledge of Verilog or VHDL Programming skills in C/C++ Independent and self-organizing work style, as well as enjoyment of working in an international environment Good German and/or good
-
/VHDL/SystemVerilog), logic synthesis, and have exposure to PnR flows (place & route, timing closure, power estimation). You are skilled in modeling and simulation methodologies for exploring PPA
-
to an international team a strong background in one or more of the following areas: field programmable gate arrays (FPGAs), hardware description languages (e.g. VHDL or Verilog), high-level synthesis (HLS), artificial
-
programmable gate arrays (FPGAs), hardware description languages (e.g. VHDL or Verilog), high-level synthesis (HLS), artificial intelligence and/or machine learning We offer you an excellent working environment