Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- Fraunhofer-Gesellschaft
- UNIVERSIDAD POLITECNICA DE MADRID
- California State University San Marcos
- Eindhoven University of Technology (TU/e)
- IMEC
- Nanyang Technological University
- University of California
- Austrian Academy of Sciences, The Human Resource Department
- Chapman University
- DAAD
- Delft University of Technology (TU Delft); yesterday published
- Lawrence Berkeley National Laboratory
- National University of Singapore
- North Carolina State University
- Oak Ridge National Laboratory
- Queen's University Belfast
- Radix Trading LLC
- TU Dresden
- Tel Aviv University
- The Ohio State University
- University of Delaware
- University of Illinois at Urbana Champaign
- University of Southern Denmark
- Virginia Tech
- 15 more »
- « less
-
Field
-
en C/C++ o lenguajes de programación similares. - Lenguajes de descripción de hardware como VHDL o Verilog/SystemVerilog. --------------- - Embedded software programming in C/C++ or similar programming
-
measure power and delay. Required Qualifications Experience in Verilog, Cadence Virtuoso, synthesis, and RTL design. Desired Qualifications Excellent communication skills. Special Instructions to Applicants
-
. Specific Requirements • Competence on computer architectures and digital system design with HDLs (Verilog or VHDL). • Notion on RISC-V ISA and the integration of custom accelerators. Embedded systems
-
. Conocimientos en entornos de programación para control de convertidores: C/C++, Python, VHDL/Verilog para FPGAs o microcontroladores. Habilidad con software de diseño de PCBs como Altium Designer, KiCad, OrCAD o
-
of the following: C, C++, VHDL, Verilog, Python, C#. You've built, analyzed, debugged, and/or tested bare-metal systems and are familiar with a CMSIS/HAL/specific peripheral driver. You have experience
-
of the following: C, C++, VHDL, Verilog, Python, C#. You’ve built, analyzed, debugged, and/or tested bare-metal systems and are familiar with a CMSIS/HAL/specific peripheral driver. You have experience
-
, methodologies, tools, and techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets
-
work with our teams to develop a SPICE model for the Ferroelectric Tunnel Junction (FTJ). Further, it will be programmed with Verilog-A language and integrated with Spectra EDA. What you will do
-
Engineering with excellent grades. Knowledge of Digital/Mixed-Signal Integrated Circuit (IC) design and Computer Architecture. Solid skills in HDL (Verilog, VHDL) and scripting languages (Python, TCL
-
, Communication Technology, or a similar field Knowledge or interest in digital signal processing and wireless communication systems (OFDM, MIMO, …) Proficiency in a hardware description language (VHDL or Verilog