Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- Fraunhofer-Gesellschaft
- UNIVERSIDAD POLITECNICA DE MADRID
- California State University San Marcos
- Eindhoven University of Technology (TU/e)
- IMEC
- Nanyang Technological University
- University of California
- Austrian Academy of Sciences, The Human Resource Department
- Chapman University
- DAAD
- Delft University of Technology (TU Delft); yesterday published
- Lawrence Berkeley National Laboratory
- National University of Singapore
- North Carolina State University
- Oak Ridge National Laboratory
- Queen's University Belfast
- Radix Trading LLC
- TU Dresden
- Tel Aviv University
- The Ohio State University
- University of Delaware
- University of Illinois at Urbana Champaign
- University of Southern Denmark
- Virginia Tech
- 15 more »
- « less
-
Field
-
of the following: C, C++, VHDL, Verilog, Python, C#. You’ve built, analyzed, debugged, and/or tested bare-metal systems and are familiar with a CMSIS/HAL/specific peripheral driver. You have experience
-
, signal filtering, power filtering, PLLs, RF circuits, medium-speed digital, etc. Basic familiarity with small, low-power FPGAs and Verilog. Linux experience a plus. Demonstrate experience in schematic
-
target and accelerator research. Development and implementation of software based on programming languages C, Python, and programming languages for FPGAs, including VDHL and Verilog. Train and support
-
with digital circuit design in (System) Verilog. Experience with designing CPU and peripheral (sub-)systems. Experience with CPU software development environments. Experience with digital verification
-
on design of mixed-signal circuits. - Valuable Knowledge of comercial design tools like Cadence / Synopsys, ADS. - Competence in computer architectures and digital system design with HDLs (Verilog or VHDL
-
of embedded machine learning, neuromorphic hardware and deep learning accelerators. Want to get more information? Click here. What you will do Responsible for RTL design (VHDL, Verilog) of digital blocks and
-
-Level Synthesis (HLS) implementations. Working knowledge of C++/C, Python, Verilog. Motivated self-starter with the ability to work independently and to participate creatively in collaborative teams
-
++. Experience in RTL design and FPGA prototyping using VHDL/Verilog and/or HLS tools is highly desirable A research-oriented attitude along with a result-focused mindset. Ability to work in a collaborative
-
. Demonstrated programming experience in Python and C/C++ or Verilog, SystemVerilog. Excellent oral and written communication skills. Ability to work productively independently and collaboratively as part of a
-
Python and C/C++ or Verilog, SystemVerilog. Excellent oral and written communication skills. Ability to work productively independently and collaboratively as part of a multidisciplinary team. Desired