Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- California State University San Marcos
- The California State University
- UNIVERSIDAD POLITECNICA DE MADRID
- Fraunhofer-Gesellschaft
- University of California
- Eindhoven University of Technology (TU/e)
- IMEC
- Nanyang Technological University
- AGH University of Krakow
- Austrian Academy of Sciences, The Human Resource Department
- Chapman University
- DAAD
- Delft University of Technology (TU Delft); yesterday published
- European Space Agency
- International Iberian Nanotechnology Laboratory (INL)
- Lawrence Berkeley National Laboratory
- Nantes Université
- North Carolina State University
- Oak Ridge National Laboratory
- Radix Trading LLC
- Tel Aviv University
- The Ohio State University
- The University of Western Australia
- University of Cyprus
- University of Delaware
- University of Illinois at Urbana Champaign
- University of Southern Denmark
- 18 more »
- « less
-
Field
-
to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software
-
en C/C++ o lenguajes de programación similares. - Lenguajes de descripción de hardware como VHDL o Verilog/SystemVerilog. --------------- - Embedded software programming in C/C++ or similar programming
-
hardware design and verification (HDL: VHDL/Verilog, simulation tools). · Hands-on experience with FPGA prototyping or hardware/software co-design is highly desirable. · Good communication
-
of comercial design tools like Cadence / Synopsys. - Competence in computer architectures and digital system design with HDLs (Verilog or VHDL). - Knowledge heterogeneous integration or chiplet design. Currently
-
system design with HDLs (Verilog or VHDL). - Knowledge heterogeneous integration or chiplet design. Currently, pursuing a master's degree with specific content on electronic design, the work can be used as
-
(MPLAB X IDE, XC compilers) and embedded debugging. Proficient in FPGA development (VHDL/Verilog) and real-time systems (RTOS, baremetal). Strong documentation and version control practices (e.g., Git
-
measure power and delay. Required Qualifications Experience in Verilog, Cadence Virtuoso, synthesis, and RTL design. Desired Qualifications Excellent communication skills. Special Instructions to Applicants
-
, or related field. You have proficiency in one or more of the following: C, C++, VHDL, Verilog, Python, C#. You’ve built, analyzed, debugged, and/or tested bare-metal systems and are familiar with a CMSIS/HAL
-
to perform CSU-related work outside California. Working in the State of California is a condition of employment. Preferred qualifications: Teaching experience with VHDL or Verilog Programming for Xilinx
-
. Conocimientos en entornos de programación para control de convertidores: C/C++, Python, VHDL/Verilog para FPGAs o microcontroladores. Habilidad con software de diseño de PCBs como Altium Designer, KiCad, OrCAD o