Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- California State University San Marcos
- The California State University
- Fraunhofer-Gesellschaft
- UNIVERSIDAD POLITECNICA DE MADRID
- Eindhoven University of Technology (TU/e)
- IMEC
- Inria, the French national research institute for the digital sciences
- Lawrence Berkeley National Laboratory
- Nature Careers
- Oak Ridge National Laboratory
- University of California
- AGH University of Krakow
- Boise State University
- Chapman University
- Delft University of Technology (TU Delft); yesterday published
- European Space Agency
- Instituto Superior Técnico
- International Iberian Nanotechnology Laboratory (INL)
- Nantes Université
- Nanyang Technological University
- North Carolina State University
- Radix Trading LLC
- The Ohio State University
- The University of Western Australia
- Ulster University
- Universitat Politècnica de Catalunya (UPC)- BarcelonaTECH
- University of Colorado
- University of Cyprus
- University of Delaware
- University of Illinois at Urbana Champaign
- University of Southern Denmark
- 22 more »
- « less
-
Field
-
Verilog description. Work Plan - Become familiar with the design flow in Workcraft - Become familiar with Signal Transition Graph (STG) design - Become familiar with specifying state machines in Verilog
-
device modeling such as memristors and ferroelectric FETs such as with Verilog-A. Minimum Qualifications: Requires a minimum of a Ph.D. or equivalent terminal degree in electrical engineering, computer
-
, microarchitecture, and hardware/software co-design. Experience with RTL design (Verilog/SystemVerilog/VHDL) and integrating TLM with RTL for hybrid simulation environments is a plus. Familiarity with standard
-
skills in Spice analog/digital circuit design, Verilog and use of CAD/EDA tools It is also beneficial if the candidate has experience with full tape-out experience of ASICs. Using those skills
-
instructor of record or the equivalent in a US academic setting. Knowledge of Verilog (hardware description language) programming is required evidenced in transcript. The ideal candidate will have a Ph.D. in
-
Python and/or MATLAB; familiarity with HDL (VHDL/Verilog) and FPGA design tools, e.g. Xilinx Vivado, Viti, is considered a plus Previous involvement in ESA, EU or other publicly funded research projects
-
en C/C++ o lenguajes de programación similares. - Lenguajes de descripción de hardware como VHDL o Verilog/SystemVerilog. --------------- - Embedded software programming in C/C++ or similar programming
-
, Computer Science, or a closely related field. Experience in at least one of the following areas: FPGA programming (VHDL/Verilog, HLS) Pixel detectors in high-energy physics or radiation detection
-
to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software
-
Inria, the French national research institute for the digital sciences | Paris 15, le de France | France | 6 days ago
with compact modeling of devices using verilog-A Preferably, prior experience with CMOS tape-outs OR a familiarity with printed processes and device characterization Ability to perform literature surveys