Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- California State University San Marcos
- The California State University
- Fraunhofer-Gesellschaft
- UNIVERSIDAD POLITECNICA DE MADRID
- Eindhoven University of Technology (TU/e)
- IMEC
- Inria, the French national research institute for the digital sciences
- Lawrence Berkeley National Laboratory
- Nature Careers
- Oak Ridge National Laboratory
- University of California
- AGH University of Krakow
- Boise State University
- Chapman University
- Delft University of Technology (TU Delft); yesterday published
- European Space Agency
- Instituto Superior Técnico
- International Iberian Nanotechnology Laboratory (INL)
- Nantes Université
- Nanyang Technological University
- North Carolina State University
- Radix Trading LLC
- The Ohio State University
- The University of Western Australia
- Ulster University
- Universitat Politècnica de Catalunya (UPC)- BarcelonaTECH
- University of Colorado
- University of Cyprus
- University of Delaware
- University of Illinois at Urbana Champaign
- University of Southern Denmark
- 22 more »
- « less
-
Field
-
-Level Synthesis (HLS) implementations. Working knowledge of C++/C, Python, Verilog. Motivated self-starter with the ability to work independently and to participate creatively in collaborative teams
-
++. Experience in RTL design and FPGA prototyping using VHDL/Verilog and/or HLS tools is highly desirable A research-oriented attitude along with a result-focused mindset. Ability to work in a collaborative
-
. Demonstrated programming experience in Python and C/C++ or Verilog, SystemVerilog. Excellent oral and written communication skills. Ability to work productively independently and collaboratively as part of a
-
Python and C/C++ or Verilog, SystemVerilog. Excellent oral and written communication skills. Ability to work productively independently and collaboratively as part of a multidisciplinary team. Desired
-
field. Solid background in digital IC design and digital signal processing. Hands-on RTL design skills (SystemVerilog / Verilog / VHDL) plus scripting (Python / MATLAB / C/C++). Strong command of English
-
to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software
-
, information technology or comparable with a master's or diploma degree Good knowledge in analog circuit design methodologies and signal integrity analysis Fundamental expertise in working with Verilog AMS
-
, methodologies, tools, and techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets
-
that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies
-
techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze