Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- California State University San Marcos
- DAAD
- Fraunhofer-Gesellschaft
- North Carolina State University
- Princeton University
- Technical University of Denmark
- CEA
- Leiden University
- Nanyang Technological University
- National University of Singapore
- Nature Careers
- Pennsylvania State University
- Queen's University Belfast
- Radix Trading LLC
- TU Dresden
- University of California
- University of Delaware
- University of Southern California
- University of Southern Denmark
- Virginia Tech
- 11 more »
- « less
-
Field
-
engineering a strong background in digital design, hardware description languages (e.g. Verilog, VHDL, SystemC), reconfigurable architectures (e.g. FPGA, CGRA) What we expect from you: above-average degree
-
technical communication skills. Preferred Qualifications: Experience with Xilinx FPGA development tools (Vivado) and Hardware Description Languages such as Verilog and/or VHDL. Experience with using
-
Languages such as Verilog and/or VHDL. • Experience with using instrumentation to test, characterize, and debug high-speed analog and digital electronics, including FPGAs and RF. • Familiarity with digital
-
Requirements: excellent university degree (master or comparable) in computer engineering or electrical engineering a strong background in digital design, hardware description languages (e.g. Verilog, VHDL
-
, or related field. You have proficiency in one or more of the following: C, C++, VHDL, Verilog, Python, C#. You’ve built, analyzed, debugged, and/or tested bare-metal systems and are familiar with a CMSIS/HAL
-
circuit design experience preferred Know how to design circuit using one or more of the software listed (Cadence; Fluent use of LT-Spice, Verilog-A, Python, ADS, ICCAP, etc.) Know how to perform circuit
-
, or Matlab/Octave. Strong written and verbal communication skills. Experienced professional with expertise in RTL design (Verilog, SystemVerilog, VHDL), IP integration, simulation, timing closure, and hardware
-
experience includes using MATLAB, GNU Radio, HDL Coder, REDHAWK, XMIDAS, VHDL/Verilog, C++, and/or Python for RF spectrum access applications. (2) Foundation in quantum mechanics, with additional emphases
-
towards a better solution > Proficiency with Python for unit testing > Experience coding in VHDL /verilog > Used Xilnix and/or Altera FPGAs > Familiar with Modelsim > Previously worked on large FPGA stratix
-
California State University San Marcos | San Marcos, California | United States | about 23 hours ago
or Verilog Programming for Xilinx, or an engineering class Electrical Engineering industry or research experience Experience with ABET reporting Demonstrated commitment to actively engaging undergraduates in