Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- Carnegie Mellon University
- California State University San Marcos
- Fraunhofer-Gesellschaft
- UNIVERSIDAD POLITECNICA DE MADRID
- The California State University
- University of California
- Eindhoven University of Technology (TU/e)
- IMEC
- Nanyang Technological University
- AGH University of Krakow
- Austrian Academy of Sciences, The Human Resource Department
- Chapman University
- DAAD
- Delft University of Technology (TU Delft); yesterday published
- Lawrence Berkeley National Laboratory
- National University of Singapore
- North Carolina State University
- Oak Ridge National Laboratory
- Queen's University Belfast
- Radix Trading LLC
- TU Dresden
- Tel Aviv University
- The Ohio State University
- University of Delaware
- University of Illinois at Urbana Champaign
- University of Southern Denmark
- 16 more »
- « less
-
Field
-
with VHDL or Verilog Programming for Xilinx, or an engineering class Electrical Engineering industry or research experience Experience with ABET reporting Demonstrated commitment to actively engaging
-
qualifications: Teaching experience with VHDL or Verilog Programming for Xilinx, or an engineering class Electrical Engineering industry or research experience Experience with ABET reporting Demonstrated
-
. Knowledge of programming languages: Python, C, C++, Verilog/SystemVerilog. Knowledge of programming libraries and tools: NumPy, Matplotlib, OpenCV, PyTorch, TensorFlow, Vivado, Vitis. Experience working with
-
California State University San Marcos | San Marcos, California | United States | about 11 hours ago
outside California. Working in the State of California is a condition of employment. Preferred qualifications: Teaching experience with VHDL or Verilog Programming for Xilinx, or an engineering class
-
California State University San Marcos | San Marcos, California | United States | about 11 hours ago
-related work outside California. Working in the State of California is a condition of employment. Preferred qualifications: Teaching experience with VHDL or Verilog Programming for Xilinx, or an engineering
-
California State University San Marcos | San Marcos, California | United States | about 11 hours ago
of California is a condition of employment. Preferred qualifications: Teaching experience with VHDL or Verilog Programming for Xilinx, or an engineering class Electrical Engineering industry or research
-
California State University San Marcos | San Marcos, California | United States | about 11 hours ago
qualifications: Teaching experience with VHDL or Verilog Programming for Xilinx, or an engineering class Electrical Engineering industry or research experience Experience with ABET reporting Demonstrated
-
California State University San Marcos | San Marcos, California | United States | about 11 hours ago
or Verilog Programming for Xilinx, or an engineering class Electrical Engineering industry or research experience Experience with ABET reporting Demonstrated commitment to actively engaging undergraduates in
-
of the following: C, C++, VHDL, Verilog, Python, C#. You've built, analyzed, debugged, and/or tested bare-metal systems and are familiar with a CMSIS/HAL/specific peripheral driver. You have experience
-
of the following: C, C++, VHDL, Verilog, Python, C#. You’ve built, analyzed, debugged, and/or tested bare-metal systems and are familiar with a CMSIS/HAL/specific peripheral driver. You have experience