Sort by
Refine Your Search
-
Listed
-
Country
-
Employer
- Carnegie Mellon University
- California State University San Marcos
- The California State University
- UNIVERSIDAD POLITECNICA DE MADRID
- Fraunhofer-Gesellschaft
- Nanyang Technological University
- University of California
- DAAD
- Eindhoven University of Technology (TU/e)
- European Space Agency
- IMEC
- International Iberian Nanotechnology Laboratory (INL)
- National University of Singapore
- North Carolina State University
- Oak Ridge National Laboratory
- Radix Trading LLC
- The Ohio State University
- The University of Western Australia
- University of Cyprus
- University of Illinois at Urbana Champaign
- 10 more »
- « less
-
Field
-
with digital circuit design in (System) Verilog. Experience with designing CPU and peripheral (sub-)systems. Experience with CPU software development environments. Experience with digital verification
-
target and accelerator research. Development and implementation of software based on programming languages C, Python, and programming languages for FPGAs, including VDHL and Verilog. Train and support
-
-Level Synthesis (HLS) implementations. Working knowledge of C++/C, Python, Verilog. Motivated self-starter with the ability to work independently and to participate creatively in collaborative teams
-
++. Experience in RTL design and FPGA prototyping using VHDL/Verilog and/or HLS tools is highly desirable A research-oriented attitude along with a result-focused mindset. Ability to work in a collaborative
-
hardware description languages (HDLs) such as Verilog or VHDL Strong understanding of digital design principles and embedded systems Proficiency in low-level programming languages such as C, Rust and RISC-V
-
accelerator applications, especially storage ring lattice and orbit control. Proficient in RTL design (Verilog/SystemVerilog/VHDL), IP integration, simulation, timing closure, and FPGA deployment. Skilled in C
-
programmable gate arrays (FPGAs), hardware description languages (e.g. VHDL or Verilog), high-level synthesis (HLS), artificial intelligence and/or machine learning We offer you an excellent working environment
-
to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software
-
UltraScale+ RFSoC, Altera Cyclone SoC); Good knowledge of C/C++ and familiarity with Verilog/VHDL HDL and communication between FPGA and CPU cores. The experiment control and automation of routine experimental
-
or Verilog Programming for Xilinx, or an engineering class Electrical Engineering industry or research experience Experience with ABET reporting Demonstrated commitment to actively engaging undergraduates in