Sort by
Refine Your Search
-
Listed
-
Country
-
Employer
- Carnegie Mellon University
- California State University San Marcos
- Fraunhofer-Gesellschaft
- North Carolina State University
- Princeton University
- CEA
- DAAD
- Nanyang Technological University
- National University of Singapore
- Pennsylvania State University
- Radix Trading LLC
- University of California
- University of Southern California
- Virginia Tech
- 4 more »
- « less
-
Field
-
work with our teams to develop a SPICE model for the Ferroelectric Tunnel Junction (FTJ). Further, it will be programmed with Verilog-A language and integrated with Spectra EDA. What you will do
-
hardware description languages (HDLs) such as Verilog or VHDL Strong understanding of digital design principles and embedded systems Proficiency in low-level programming languages such as C, Rust and RISC-V
-
programmable gate arrays (FPGAs), hardware description languages (e.g. VHDL or Verilog), high-level synthesis (HLS), artificial intelligence and/or machine learning We offer you an excellent working environment
-
discipline Knowledge of Verilog or VHDL Programming skills in C/C++ Independent and self-organizing work style, as well as enjoyment of working in an international environment Good German and/or good
-
; Hardware description languages (e.g., Verilog) programming languages (C, C++ and ASM), scripting; Excellent written and spoken English; Communication and writing skills; Teamwork and autonomy. Location
-
mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques
-
interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques and methodologies. Analyze static, dynamic and complexity
-
or Verilog Programming for Xilinx, or an engineering class Electrical Engineering industry or research experience Experience with ABET reporting Demonstrated commitment to actively engaging undergraduates in
-
UltraScale+ RFSoC, Altera Cyclone SoC); Good knowledge of C/C++ and familiarity with Verilog/VHDL HDL and communication between FPGA and CPU cores. The experiment control and automation of routine experimental
-
mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets system requirements. Analyze software test and evaluation techniques