Sort by
Refine Your Search
- 
                Category
- 
                Employer
- 
                Field
- 
                
                
                work with our teams to develop a SPICE model for the Ferroelectric Tunnel Junction (FTJ). Further, it will be programmed with Verilog-A language and integrated with Spectra EDA. What you will do 
- 
                
                
                , Communication Technology, or a similar field Knowledge or interest in digital signal processing and wireless communication systems (OFDM, MIMO, …) Proficiency in a hardware description language (VHDL or Verilog 
- 
                
                
                of embedded machine learning, neuromorphic hardware and deep learning accelerators. Want to get more information? Click here. What you will do Responsible for RTL design (VHDL, Verilog) of digital blocks and 
- 
                
                
                discipline Knowledge of Verilog or VHDL Programming skills in C/C++ Independent and self-organizing work style, as well as enjoyment of working in an international environment Good German and/or good 
- 
                
                
                to an international team a strong background in one or more of the following areas: field programmable gate arrays (FPGAs), hardware description languages (e.g. VHDL or Verilog), high-level synthesis (HLS), artificial 
- 
                
                
                programmable gate arrays (FPGAs), hardware description languages (e.g. VHDL or Verilog), high-level synthesis (HLS), artificial intelligence and/or machine learning We offer you an excellent working environment 
- 
                
                
                , information technology or comparable with a master's or diploma degree Good knowledge in analog circuit design methodologies and signal integrity analysis Fundamental expertise in working with Verilog AMS 
- 
                
                
                of embedded machine learning, neuromorphic hardware and deep learning accelerators. Want to get more information? Click here. What you will do Responsible for RTL design (VHDL, Verilog) of digital blocks and