Sort by
Refine Your Search
-
Listed
-
Country
-
Employer
- University of Trás-os-Montes and Alto Douro
- Universidade de Coimbra
- Associação do Instituto Superior Técnico para a Investigação e Desenvolvimento _IST-ID
- FEUP
- Instituto Politécnico de Bragança
- University of Beira Interior
- DAAD
- Escola Superior de Design, Gestão e Tecnologias da Produção de Aveiro - Norte da Universidade de Aveiro
- Helmholtz-Zentrum Dresden-Rossendorf - HZDR - Helmholtz Association
- INESC ID
- Instituto Nacional de Investigação Agrária e Veterinária, I.P.
- Instituto Politécnico do Cávado e do Ave
- Instituto Superior Técnico
- Instituto de Engenharia Mecânica
- NOVA School of Science and Technology
- UNIVERSIDADE DE ÉVORA
- Universidade de Aveiro
- University of Nottingham
- 8 more »
- « less
-
Field
-
19 Dec 2025 Job Information Organisation/Company FEUP Department Human Resources Division Research Field Engineering » Electrical engineering Engineering » Computer engineering Engineering » Other
-
Associação do Instituto Superior Técnico para a Investigação e Desenvolvimento _IST-ID | Portugal | 3 days ago
engineering Researcher Profile First Stage Researcher (R1) Positions Master Positions Country Portugal Application Deadline 8 Jan 2026 - 23:59 (Europe/Lisbon) Type of Contract Not Applicable Job Status Not
-
degree in Electrical and Computer Engineering, Mechanical Engineering or related scientific fields; - Be enrolled in a Doctoral Program in Intelligent Systems Engineering, Electrical and Computer
-
4 Dec 2025 Job Information Organisation/Company University of Beira Interior Department Informatics Research Field Engineering » Computer engineering Researcher Profile First Stage Researcher (R1
-
Grant Regulations. Where to apply Website https://apply.uc.pt/ Requirements Research FieldEngineering » Computer engineeringEducation LevelMaster Degree or equivalent Additional Information Work Location
-
Verilog description. Work Plan - Become familiar with the design flow in Workcraft - Become familiar with Signal Transition Graph (STG) design - Become familiar with specifying state machines in Verilog
-
4 Dec 2025 Job Information Organisation/Company University of Beira Interior Department Informatics Research Field Engineering » Computer engineering Researcher Profile First Stage Researcher (R1
-
Intelligence Admission requirements: Hold a Master's degree in Artificial Intelligence and Data Science, Computer Engineering, or related fields. Previous participation in research projects in the field
-
the signing of the present scholarship contract, including renewals, an accumulated period of two years under this type of scholarship, whether consecutive or intermittent, 1) have skills in operating machine
-
This opportunity adds to the portfolio of projects within the new CDT for Innovation for Sustainable Composites Engineering launched in 2024: https://www.bristol.ac.uk/composites