Sort by
Refine Your Search
-
Listed
-
Country
-
Field
-
development. To integrate the image processing pipeline in a modular way, building on algorithms developed by your colleagues. To optimize performance and throughput and use software engineering best practices
-
that develops advanced AI compute solutions involving AI models, algorithms, implementations, sensors and hardware for small scale edge up to large scale distributed and hybrid hardware architectures
-
Description Join imec’s Platform Efficiency Team (PlatEff) as a Front-End-of-Line (FEOL) Integration Engineer, contributing to both technology development and technology transfer activities. This role offers
-
need you as a Digital IC Design Engineer to be part of our multidisciplinary team to: Develop and implement RTL code that meets functional, performance, and area requirements based on design
-
carrying out development plans. This includes defining the design of experiment, defining the in-line characterization strategy, following-up the processing in the imec pilot line, and analyzing and
-
Device Engineer, contributing to technology development and technology transfer activities for both Front End Of Line (FEOL) and Back End Of Line (BEOL) process. This role offers high visibility with focus
-
complete solutions provider that can manage the full product lifecycle – serving start-ups, SMEs and established OEMs as well as universities. Our highly experienced ASIC development team realizes over 600
-
Framework Programme? Not funded by a EU programme Is the Job related to staff position within a Research Infrastructure? No Offer Description Join the Photonic device group to lead technically the development
-
where you will be at the forefront of semiconductor innovation. The role involves collaboration with cross-functional teams to develop and implement novel process flows at imec’s 200mm and 300mm wafer
-
in developing integrated silicon photonics technology through its renowned iSiPP platform and PDK, and Optical I/O R&D program. This technology is successfully offered via wafer-level prototype