Sort by
Refine Your Search
-
Listed
-
Category
-
Employer
- Technical University of Munich
- DAAD
- Fraunhofer-Gesellschaft
- Nature Careers
- Brandenburg University of Technology Cottbus-Senftenberg •
- Forschungszentrum Jülich
- Helmholtz-Zentrum Geesthacht
- Hertie School •
- Karlsruhe Institute of Technology •
- Leibniz
- Leibniz Institute of Ecological Urban and Regional Development (IOER) •
- Ludwig-Maximilians-Universität München •
- Ulm University •
- University of Potsdam •
- 4 more »
- « less
-
Field
-
resume with professional and technical skills, and exploring the scientific and cultural diversity in Europe and North America? The graduate training program in Scalable 2D-Materials Architectures (2D
-
, unsupervised and reinforcement learning that can be combined with, enhance or replace methods from computational engineering and computer simulation explore and evaluate usability of system architectures such as
-
or replace methods from computational engineering and computer simulation explore and evaluate usability of system architectures such as Retrieval-Augmented Generation (RAG) for data retrieval and knowledge
-
engineering a strong background in digital design, hardware description languages (e.g. Verilog, VHDL, SystemC), reconfigurable architectures (e.g. FPGA, CGRA) What we expect from you: above-average degree
-
Description The TRR404 “Next Generation Electronics With Active Devices in Three Dimensions [Active-3D]” is a Collaborative Research Center/Transregio between TUD Dresden University of Technology
-
Leibniz Institute of Ecological Urban and Regional Development (IOER) • | Dresden, Sachsen | Germany | about 5 hours ago
Dresden University of Technology (TUD) Course location Dresden In cooperation with Dresden University of Technology (TUD) Teaching language English Languages The programme is conducted in English. Full-time
-
SoC architecture Drive design reviews, create design documentation, and support post-silicon bring-up and debugging Write research articles for journals and conferences What you bring to the table
-
with a master's or diploma degree Fundamental understanding of mixed-signal circuit architecture (e.g., ADCs, DACs) Experience in deep learning, hardware development, or memory technology is a plus
-
architectures and principles from Bayesian neural networks and biological sequence models, including large DNA and protein language models. The project also aims to develop a prototype federated learning
-
their system-level integration Develop design architecture and break down requirements into functional blocks Create and execute test benches for RTL and timing simulations Perform formal verification