-
architectures for explainable dual-process computation Design and development of deep neural network architectures and algorithms for the implementation of dual process computation approaches that improve
-
18 Sep 2025 Job Information Organisation/Company INESC ID Research Field All Researcher Profile First Stage Researcher (R1) Positions PhD Positions Country Portugal Application Deadline 3 Oct 2025
Searches related to phd computer network
Enter an email to receive alerts for phd-computer-network positions