Sort by
Refine Your Search
-
. Present and defend architecture plans using structured storytelling that blends strategic rationale, stakeholder alignment, and feasibility. Qualifications: A PhD or Masters level education with recent
-
experience. - Graduate architecture or urban design degree. - Prior teaching in a graduate urban planning program desired. - PhD preferred. Salary: $3,826.33 Dates: October 3, 2025 to October 31, 2025
-
design, and community planning experience. -Graduate architecture or urban design degree. - PhD preferred Salary: $3,826.33 Dates: August 29, 2025 to September 19, 2025 - Fridays 9:05 am to 11:55 am Before
-
approaches (based on functional programming abstractions) to optimize the implementation of machine learning models and other digital signal processing algorithms on a specific FPGA architecture to fit within
-
. Present and defend architecture plans using structured storytelling that blends strategic rationale, stakeholder alignment, and feasibility. Qualifications: A PhD or Masters level education with recent
-
and Visual Experience in Modern and Contemporary East Asia Course Description: An overview of major monuments and themes in the art and architecture of East Asia (China, Japan, Korea, Vietnam, Mongolia
-
: ITA314H1F – Italian Design: Fashion, Artistry, Genius Section: LEC0101 Course description: “Made in Italy” is a global standard for creativity and excellence in fashion, architecture, and industrial design
-
European nations on a path of imperial and colonial development which shapes international relations into the twenty-first century. The revival of classical forms revolutionizes art and architecture, and
-
Sessional Lecturer ARC3319H1S: Advanced Design Theories: Interrogating Space Place Built Environment
Sessional Lecturer - ARC3319H1S: Advanced Design Theories - Interrogating Space and Place in the Built Environment Course Description: This course is intended to serve as an advanced architectural
-
implementing quality assurance and quality control (QA/QC) test Designing testbenches, and contributing to firmware programming for state-of-the-art FPGA architectures, primarily Intel FPGAs. Collaborating