Sort by
Refine Your Search
-
Listed
-
Category
-
Program
-
Field
-
contribute to the development of ALDFG (“Abandoned, Lost, Derelict Fishing Gear”) detection solutions based on information from acoustic sensors on board autonomous marine vehicles Carry out a project course
-
Evaluation (AC), based on the criteria referred to in Article 12 of the Regulations for Grants of INESC TEC, while the second phase comprehends the Individual Interview (EI). All factors are evaluated on a
-
comprises the Academic Evaluation (AC), based on the criteria referred to in Article 12 of the Regulations for Grants of INESC TEC, while the second phase comprehends the Individual Interview (EI). All
-
comprises the following topics:; study of concurrency management techniques based on lock-free locks; design and implementation of a lock-free lock-based alternative to manage concurrency in collision
-
propose a new design and implement a proof of concept for a tiering-based storage system that leverages multiple hierarchical storage devices, such as persistent memory, NVMe SSDs, and CXL, and that enables
-
individual employment contracts and by INESC TEC norms. Selection criteria: The selection of the candidates will be based on the following criteria, in descending order of consideration: a) Relevant Curriculum
-
dynamic dashboard based on the pre-specified requirements;; - Monitoring and ensuring seamless interaction between the developed APIs and the NEXUS platform;; - Simulation, testing, and validation
-
requirements: Solid knowledge of programming and signal processing, based on Matlab or Python. 5. EVALUATION OF APPLICATIONS AND SELECTION PROCESS: Selection criteria and corresponding valuation: the first phase
-
the Academic Evaluation (AC), based on the criteria referred to in Article 12 of the Regulations for Grants of INESC TEC, while the second phase comprehends the Individual Interview (EI). All factors
-
waveguide setups and development of PCBs for reconfigurable intelligent surfaces (RIS).; 2. Implementation, testing, and optimization of RIS control algorithms on microcontroller-based platforms.; 3