183 parallel-processing-bioinformatics positions at California Institute of Technology
Sort by
Refine Your Search
-
Listed
-
Category
-
Field
-
, and counseling families and students on the admissions process. International travel may also be required. Represents the Office of Undergraduate Admissions with various constituents within Caltech
-
and integrity by evaluating, implementing, and managing appropriate software and hardware solutions. Develop and promote standard operating procedures. Develop and document internal processes
-
environmental policy, and identifying cost-effective climate adaptation solutions. Essential Job Duties Downloads and processes large, geospatial datasets Implements quasi-experimental research designs Conducts
-
-leading scientists and engineers at LIGO Lab. This is a unique opportunity to have hands-on experience with the processes involved with taking a concept from design to implementation/installation
-
supervisor in administration of daily operations, and monitors work in progress by applying advance knowledge in all phases of cleaning, sanitizing, and disinfecting processes and floor care techniques
-
hospitalization and medical leave processes in coordination with the Deans’ offices. In collaboration with the Director, writes and reviews policies and procedures for the center. Coordinates professional
-
, performs maintenance, calibration, troubleshooting, and installation on all plant and facilities EMS/BMS and related controls required to insure proper operation of steam, water, gas, air, vacuum, cooling
-
. Perform transportation services such as transporting materials in liquid or packaged form to and from campus locations. Ensure all material requests are processed in a timely manner. Loads and unloads
-
staff of other Caltech departments, and at other peer institutions. Basic Qualifications Bachelor’s degree or equivalent experience in Computer Science, Computer Engineering, or related field. At least 10
-
of low noise electronics, high speed analog and digital signal transmission, gate array programming, state machine design, schematic capture, circuit simulation, PCB layout, and/or operation of cryogenic