Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Field
-
academic and research network, and its recruitment process is seeking outstanding academics and professionals to promote Morocco and Africa’s innovation ecosystem. About the department Vanguard works on
-
version can be found at https://cloud.google.com/terms/data-processing-addendum/ (Appendix 3: Specific privacy provisions). Data will be deleted from backup copies of emails sent to the controller within
-
based in the research group “Historical Building Research” (Head G. Styhler-Aydın) of the Department of Historical Archaeology (see https://www.oeaw.ac.at/en/oeai/research/historical-archaeology
-
Neurobiological discoveries have been fueled in recent years by rapid development of optical imaging tools. Over the last decade the Laboratory of Neurotechnology and Biophysics has developed a wide portfolio of
-
) Positions Postdoc Positions Application Deadline 15 Apr 2026 - 23:59 (Europe/London) Country Spain Type of Contract Temporary Job Status Full-time Hours Per Week 37,5 Offer Starting Date 1 Jul 2026 Is the job
-
transferable and interpretable models for tabular data, efficient learning paradigms for medical imaging, and causally grounded and identifiable representation learning. You will have great freedom to influence
-
, PlasmaObs, LCRS, Moonlight and Henon. You are encouraged to visit the ESA website: https://www.esa.int/ Field(s) of activity/research for the traineeship Many challenges and trends will affect the operations
-
of Microtechnology and Nanoscience. Join our innovative theory team and contribute to exciting research in understanding, and developing applications based on, a new paradigm of quantum optics: giant emitters, i.e
-
new ways of processing information - far beyond the limits of classical systems. Our research spans quantum computing, sensing, transduction, thermodynamics, and foundations, all aimed at harnessing
-
variability, whichincreasingly disrupts the operation of electrical circuits and reduces the design margin of the circuits (Fig. 1). This is particularly the case for the reading circuits of CMOS imager