Sort by
Refine Your Search
-
Python and/or MATLAB; familiarity with HDL (VHDL/Verilog) and FPGA design tools, e.g. Xilinx Vivado, Viti, is considered a plus Previous involvement in ESA, EU or other publicly funded research projects
Searches related to hdl
Enter an email to receive alerts for hdl positions