Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Field
-
Engineers. Serve as liaison with Princeton Research Computing staff on GPU cluster related issues. Professional Development Learn the underlying science, mathematics, statistics, data analysis, and algorithms
-
development skills Model deployment (e.g., ONNX, TensorRT) Edge computing or embedded vision systems (e.g., NVIDIA Jetson Nano) Real-time processing and GPU acceleration Experience working on industry R&D
-
with edge computing or embedded systems (e.g., NVIDIA Jetson, Raspberry Pi) Background in real-time processing and GPU acceleration (CUDA) Participation in relevant competitions (e.g., Kaggle, computer
-
Emirates Application Deadline 4 Feb 2026 - 00:00 (UTC) Type of Contract Permanent Job Status Full-time Is the job funded through the EU Research Framework Programme? Not funded by a EU programme Is the Job
-
29 Dec 2025 Job Information Organisation/Company SINGAPORE INSTITUTE OF TECHNOLOGY (SIT) Research Field Computer science Researcher Profile Recognised Researcher (R2) First Stage Researcher (R1
-
made at the Postdoctoral Research Associate rank. The AI Postdoctoral Research Fellow will have access to the AI Lab GPU cluster (300 H100s). Candidates should have recently received or be about to
-
the EU Research Framework Programme? Not funded by a EU programme Is the Job related to staff position within a Research Infrastructure? No Offer Description Are you a highly motivated and enthusiastic
-
GPU computing; scripting in Python or Bash; and container orchestration tools like Docker and Kubernetes; and experience in cloud-based HPC or AI/ML workloads. 12/3/2025
-
Posting Description SERVICE DELIVERY MANAGER, The Massachusetts Green High Performance Computing Center (MGHPCC ), to ensure high-quality, reliable operations of its state-of-the-art HPC environment
-
obtained. The simulation activities must be conducted using high-performance scientific computing systems, with particular reference to the use of advanced architectures and GPU accelerators, in order to