Sort by
Refine Your Search
-
Listed
-
Country
-
Field
-
Engineering). Our partners and funding projects provide access to hardware testbeds, such as RISC-V vector processors, Fujitsu A64FX, AWS Graviton3, FPGAs, etc. As PhD student, 80% of your time be devoted
-
++. Experience in RTL design and FPGA prototyping using VHDL/Verilog and/or HLS tools is highly desirable A research-oriented attitude along with a result-focused mindset. Ability to work in a collaborative
-
adapted to the relevant target group. Preferred selection criteria The candidate should have experience with state-of-the art Electronic Design Automation and Electronic System Level tools for ASIC, FPGA
-
, methodologies, tools, and techniques to prevent risks and issues, and mitigate those that emerge. Analyze FPGA hardware and software interface specifications described via VHDL or Verilog to ensure it meets
-
Experience in power converter control, and digital control based on FPGAs Experience in the use of GaN and SiC switches for power conversion Experience in the use of electrical simulation tools and the
-
programming (including a C-to-Python library), and building a computing and networking infrastructure for a new laboratory, including experimental control software and FPGA programming. Position is expected
-
control software and FPGA programming. Position is expected to last for 10 months, and could additionally incorporate opportunities in vacuum chamber and electronics design depending on candidate interest
-
namely to: - M.Sc in degree Electrical and Computer Engineering, Computer Science or related area; - Experience in FPGA programming; Experience in hardware integration; - Solid programming skills in C, C
-
, Telecommunications Engineering, or a closely related field. SDR Expertise: Strong hands-on experience with SDRs (USRP, RFSoC, or equivalent). FPGA programming experience is a plus. Programming Skills: Strong
-
parallel processing, FPGA coding and analysis, along with Machine Learning and AI based image analysis. The final aim of the project will be to generate in-situ / live film profile data to coating line