Sort by
Refine Your Search
-
Category
-
Country
-
Employer
- University of Groningen
- Austrian Academy of Sciences, The Human Resource Department
- Cranfield University
- Delft University of Technology (TU Delft); yesterday published
- Fraunhofer-Gesellschaft
- Ghent University
- Inria, the French national research institute for the digital sciences
- Instituto de Telecomunicações
- TU Dresden
- Technical University of Denmark
- The University of Alabama
- University of Antwerp
- University of Southern Denmark
- University of Trento
- Université de Bordeaux - Laboratoire IMS
- VU Amsterdam
- Vrije Universiteit Brussel
- 7 more »
- « less
-
Field
-
. Nice to have: Practical experience with machine-learning frameworks (e.g., PyTorch). Prior tape-out experience (ASIC or a complex FPGA prototype) and familiarity with the digital back-end flow (synthesis
-
into the co-design of ultra-low-power AI hardware architectures tailored for edge computing applications. The research aims to develop neuromorphic processors, FPGA/ASIC-based AI accelerators, and intelligent
-
of FPGA designs, including timing analysis, code coverage and coding rule checks Support FPGA integration on target hardware Create design documentation in compliance with internal and external normative
-
., GNURadio, Matlab, LabView), and/or FPGA development (e.g., VHDL) is a plus. You are a team player and have strong communication skills. You have a high proficiency in oral and written English. You comply
-
, Computer Science, or related field with excellent grades. Sound knowledge of computer hardware design and synthesis tools (ASIC, FPGA). Good programming and scripting skills. Excellent English communication
-
synthesis tools (ASIC, FPGA). Good programming and scripting skills. Excellent English communication, presentation, and writing skills. Must be a team player. Knowledge of computing-in-memory is an added
-
design and synthesis tools (ASIC, FPGA). Good programming and scripting skills. Excellent English communication, presentation, and writing skills. Must be a team player. Knowledge of computing-in-memory is
-
intelligence. This PhD project will leverage the power of field-programmable gate arrays (FPGA) to deploy machine learning models on the edge with low latency and high energy efficiency. This added intelligence
-
energy-efficient CMOS blocks implementing SSM-based LLMs. Prototype hardware blocks on FPGA and prepare for ASIC tape-out. Benchmark performance and comparison with transformer accelerators. Work with