Sort by
Refine Your Search
-
of the digital ASIC-design flow is required: logic synthesis, timing analysis, power simulation, logic equivalence, DFT and/or P&R. Knowledge of FPGA-development is a plus. Knowledge of low-power designs is a plus
Searches related to finite element analysis
Enter an email to receive alerts for finite-element-analysis positions