Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Employer
- AALTO UNIVERSITY
- CNRS
- Delft University of Technology (TU Delft)
- Delft University of Technology (TU Delft); Delft
- Delft University of Technology (TU Delft); yesterday published
- Grenoble INP - Institute of Engineering
- Heriot Watt University
- Inria, the French national research institute for the digital sciences
- Institute of Photonic Sciences
- International Iberian Nanotechnology Laboratory (INL)
- Nature Careers
- Technical University of Munich
- 2 more »
- « less
-
Field
-
Novel Broadband (Visible-to-Shortwave Infrared) CMOS Image Sensor Pixel Architectures Job description The Image Sensor Group in the EIectronic Instrumentation Lab is looking for a postdoctoral
-
Open Date for Applications: November 11th, 2025 Closing Date for Applications: December 2nd, 2025, 23h00m (Lisbon Time) Key words: #CMOS #mixedsignaldesign #ICdesign #PDKs Overview The Piteira Research
-
Inria, the French national research institute for the digital sciences | Paris 15, le de France | France | 2 days ago
, with a researcher, an engineer, and a doctoral student. Main activities: conduct state-of-the-art research on energy scavenging CMOS and printed electronic circuits design electronics to interface with
-
performant, CMOS compatible, infrared colloidal quantum dot photodetectors and light emitters exploiting intersubband transitions. The project is focused in the mid and long wave infrared employing colloidal
-
large polarization, high thermal stability, and CMOS compatibility, opening the way to their integration in future III-nitride electronic and memory platforms. The project involves advanced epitaxy, in
-
, or nanoscale devices Device or circuit modeling (SPICE, Verilog-A, or equivalent) VLSI/architecture (or, Spintronic-CMOS) design for AI systems Hardware-based security primitives Communication and/or language
-
CMOS technology can be employed for optimization of the transparency of the Schottky barrier and for promoting performance of Josephson field-effect transistors (JoFETs). With sufficient coherence
-
, the charge carrier density in a thin, doped Si region can be controlled, enabling the fabrication of gate-tunable silicide/Si/silicide junctions. Moreover, various techniques from CMOS technology can be
-
resistivity. An essential aspect of the work carried out by these three laboratories, and particularly by the CEA (DCOS), is to develop a technology path that is directly compatible with CMOS technologies [4
-
have submitted their doctoral thesis before starting in post. The ideal candidate will have a strong experimental background in one or more of the following fields: integrated circuits, GaN, CMOS, active