Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- IMEC
- University of Groningen
- California Institute of Technology
- Cranfield University
- Indiana University
- San Jose State University
- University College Cork
- University of Cincinnati
- University of Southern Denmark
- CPPM
- Charles Sturt University
- Delft University of Technology (TU Delft); yesterday published
- Fraunhofer-Gesellschaft
- INESC ID
- KEK
- Macquarie University
- Max Planck Institute for Physics, Garching
- Monash University
- NTNU Norwegian University of Science and Technology
- Nanyang Technological University
- Nature Careers
- Stanford University / SLAC National Accelerator Laboratory
- The Chinese University of Hong Kong
- UNIVERSIDAD POLITECNICA DE MADRID
- Universitat Politècnica de Catalunya (UPC)- BarcelonaTECH
- Universitat de Barcelona
- University of Alberta
- University of Liège
- University of North Texas at Dallas
- University of Oslo
- University of Oxford
- University of Southern California
- University of Southern California (USC)
- Université de Bordeaux - Laboratoire IMS
- 24 more »
- « less
-
Field
-
position within a Research Infrastructure? No Offer Description What you will do We are seeking a motivated engineer/ experienced ASIC architect to join our innovative team for definition and delivery
-
ASIC architect to join our innovative team for definition and delivery of testchips for new technology pathfinding. You will be involved in the definition and design of demonstrator test chips with focus
-
funded through the EU Research Framework Programme? Not funded by a EU programme Is the Job related to staff position within a Research Infrastructure? No Offer Description 1) Diseño y desarrollo de ASICs
-
»Integrated Circuits and Systems« at Fraunhofer Institute for Integrated Circuits we develop customized solutions in the field of “Integrated Circuits and Systems” with the focus on mixed-signal ASIC design for
-
of analog-to-digital and digital-to-analog converters. Coordinate integration with other functional blocks for the prototyping and manufacturing of project ASICs. Participation in functional testing
-
with a prime focus on performance (noise, power consumption) variation with Total Integrated Dose (TID) for gamma and neutron fluxes. The study focuses on both the analog and digital sections of the ASIC
-
Institute Compliance (ASIC) & Chief Compliance Officer is responsible for the leadership of ASIC, which provides the following key activities: Institute Compliance Program which addresses a broad range of
-
of background checks, including: National police history Basic credit check Bankruptcy and personal insolvency ASIC banned/disqualified persons Anti-money laundering and counter-terrorism financing screening
-
complete solutions provider that can manage the full product lifecycle – serving start-ups, SMEs and established OEMs as well as universities. Our highly experienced ASIC development team realizes over 600
-
achieved by integrating translation mechanisms directly into programmable hardware, including programmable ASICs, to ensure seamless interoperability across diverse network architectures. The goal