Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Field
-
Dipartimento delle Scienze Fisiche, della Terra e dell'Ambiente - Università degli studi di Siena | Italy | 11 days ago
ASIC design and design activity in ancillary analog and digital electronics Where to apply Website https://www.unisi.it/node/12841 Requirements Additional Information Eligibility criteria Eligible
-
School graduates over a thousand students who are ready to take on great ambitions and challenges. For more details, please view: https://www.ntu.edu.sg/eee We are looking for a Research Fellow to focus
-
development of the SPIDER ASIC for the upgrade of the electronics of the electromagnetic calorimeter , possibly R&,D and prospective performance and physics studies for a post-LHC collider , this research
-
novel multi-channel ASICs. We are also exploring modern scintillators and solid-state options for detecting neutrons from thermal, to epi-thermal, to fast neutrons -- covering the entire range of neutron
-
development of the SPIDER ASIC for the upgrade of the electronics of the electromagnetic calorimeter , possibly R&,D and prospective performance and physics studies for a post-LHC collider , this research
-
tool for plant health inspectors during import controls. Further information can be found here: https://cordis.europa.eu/project/id/101181582 Flexible Working We will consider applications for employment
-
comments https://www.ietr.fr/en/asic-architecture-systems-infrastructure-and-ele… Work Location(s) Number of offers available1Company/InstituteIETRCountryFranceGeofield Contact City NANTES Website http
-
of computing systems—driven by edge devices, AI accelerators, and domain-specific architectures—has created unprecedented hardware heterogeneity. Modern platforms combine CPUs, GPUs, FPGAs, ASICs, and emerging
-
for review by Brookhaven. The full text of the Order may be found at: https://www.directives.doe.gov/directives-documents/400-series/0486.1-BOrder-a/@@images/file
-
progress wireless wearables research demonstrators into products and spinouts. The goal of this role is to develop custom application specific integrated circuits (ASICs) in cutting-edge CMOS processes