Sort by
Refine Your Search
-
Listed
-
Category
-
Country
-
Program
-
Employer
- University of Groningen
- California Institute of Technology
- Cranfield University
- Fraunhofer-Gesellschaft
- European Space Agency
- Brookhaven Lab
- Edith Cowan University
- ICN2
- KEK
- Leiden University
- Monash University
- RMIT UNIVERSITY
- RMIT University
- Stanford University / SLAC National Accelerator Laboratory
- The Chinese University of Hong Kong
- University of Adelaide
- University of Alberta
- University of Cambridge
- University of New South Wales
- University of Oxford
- University of Southern California
- 11 more »
- « less
-
Field
-
a significant impact on programs throughout the world that rely on state-of-the-art radiation detectors and readout electronics. We seek a motivated Senior ASIC Design Engineer to join our team as a
-
of ASIC/ FPGA SoC architecture and digital design Proficiency in hardware description languages such as System Verilog, Verilog, or VHDL Programming knowledge in Python and C Experience on frontend and
-
Arlington, VA for an ASIC/FPGA Research Engineer – Digital Design, to perform front-end digital design of advanced ASIC or FPGA-based prototypes addressing problems of national importance. The Engineer will
-
Manage and conduct compliance assessments in accordance with ASIC policies and in line with an Effective Compliance and Ethics Program as documented in the United States Sentencing Commission (USSC
-
. Reconfigurable AI-Embedded Systems – Develop adaptive FPGA/ASIC architectures that dynamically reconfigure based on AI workloads, optimising performance, energy efficiency, and functionality. AI for High
-
Stanford University / SLAC National Accelerator Laboratory | Menlo Park, California | United States | 2 days ago
cryogenic sensors Development of ASIC electronics for sensor readout in cryogenic environments Nuclear structure measurements of 0𝜈ββ-relevant isotopes The initial term of this position is two years, with
-
-generation AI hardware (ASIC) accelerators. The UK's Advanced Research Invention Agency (ARIA) is supporting an ambitious programme of work that aims to reduce the the cost of AI by more than 1000x: https
-
into the co-design of ultra-low-power AI hardware architectures tailored for edge computing applications. The research aims to develop neuromorphic processors, FPGA/ASIC-based AI accelerators, and intelligent
-
++, etc.); experience with FPGA and ASIC design flow; A collaborative spirit for teamwork within diverse project groups; Excellent communication and presentation skills and creative thinking; Fluency in
-
algorithms for very high speed coherent passive optical networks (VHSP) Implementation of DSP algorithms in MATLAB/C++, that can be used for ASIC development Development of our DSP software tools Research work