Sort by
Refine Your Search
-
Category
-
Country
-
Program
-
Employer
- University of Groningen
- California Institute of Technology
- Cranfield University
- European Space Agency
- Fraunhofer-Gesellschaft
- IMEC
- Indiana University
- San Jose State University
- University College Cork
- University of Southern Denmark
- Brookhaven Lab
- CPPM
- Edith Cowan University
- Leiden University
- Monash University
- Nanyang Technological University
- Stanford University / SLAC National Accelerator Laboratory
- The Chinese University of Hong Kong
- University of Adelaide
- University of Alberta
- University of Cambridge
- University of New South Wales
- University of North Texas at Dallas
- University of Oslo
- University of Oxford
- University of Southern California
- 16 more »
- « less
-
Field
-
position within a Research Infrastructure? No Offer Description What you will do We are seeking a motivated engineer/ experienced ASIC architect to join our innovative team for definition and delivery
-
ASIC architect to join our innovative team for definition and delivery of testchips for new technology pathfinding. You will be involved in the definition and design of demonstrator test chips with focus
-
Arlington, VA for an ASIC/FPGA Research Engineer – Digital Design, to perform front-end digital design of advanced ASIC or FPGA-based prototypes addressing problems of national importance. The Engineer will
-
with a prime focus on performance (noise, power consumption) variation with Total Integrated Dose (TID) for gamma and neutron fluxes. The study focuses on both the analog and digital sections of the ASIC
-
of devices and circuit components - Contribute to design of ASIC within the scope of cryogenic operation Required knowledge, skills, and abilities: Requires a bachelor's degree in an engineering discipline or
-
Manage and conduct compliance assessments in accordance with ASIC policies and in line with an Effective Compliance and Ethics Program as documented in the United States Sentencing Commission (USSC
-
/chiplets/interposer/wafer-scale), quantum, superconducting, machine learning, edge computing, and security/privacy in computer architecture. Digital Logic Design and VLSI – including ASIC/FPGA design for
-
software and hardware (knowledge on working with FPGAs and ASICs will be preferred). Achievement of the expected progression within Post Doc and Senior Post Doc is transferable between the Irish HEI’s
-
/chiplets/interposer/wafer-scale), quantum, superconducting, machine learning, edge computing, and security/privacy in computer architecture. Digital Logic Design and VLSI – including ASIC/FPGA design for
-
know the fundamentals of quantum computing. It is also expected that the participant has knowledge to work on diverse software and hardware (knowledge on working with FPGAs and ASICs will be preferred