Sort by
Refine Your Search
-
Listed
-
Category
-
Employer
-
Field
-
18 Nov 2025 Job Information Organisation/Company University of Porto Department Human Resources Department Research Field Architecture » Other Engineering » Civil engineering Researcher Profile
-
and Information Systems Coordination Scholarship Theme: Automatic generarion of Enterprise Architecture artefacts Funding Entity: Instituto Superior Técnico (IST) Operational Programme: Recovery and
-
21 Nov 2025 Job Information Organisation/Company Instituto Politécnico do Cávado e do Ave Research Field Architecture » Design Researcher Profile First Stage Researcher (R1) Positions Master
-
for the following tasks of the project: WP1: Automated AI Pipeline Lifecycle Management Framework WP3: Hybrid Science-AI Models Foundations WP4: System Architecture, Continuous Integration, Testing and Technical
-
of the project: WP1: Automated AI Pipeline Lifecycle Management Framework WP3: Hybrid Science-AI Models Foundations WP4: System Architecture, Continuous Integration, Testing and Technical Verification WP6
-
Pipeline Lifecycle Management Framework WP3: Hybrid Science-AI Models Foundations WP4: System Architecture, Continuous Integration, Testing and Technical Verification WP6: Dissemination, Communication
-
Requirements Analysis and Specifications, and Cir4Fun Reference Architecture WP4: Digital Product Passport for furniture WP5: Furniture Data Spaces and Data Management WP6: Integrations, Piloting and Evaluations
-
26 Sep 2025 Job Information Organisation/Company National Laboratory of Energy and Geology Department Resource Economics Unit Research Field Engineering » Civil engineering Architecture » Other
-
Technologies Group: Wireless Circuits – AV Work Objectives: Study the state-of-the-art power amplifier architectures and see if they can be used to improve efficiency at large power back-off levels. Propose
-
in rivers or estuaries with applications to plastic transport. The transport models will be included in existing shallow-water solvers running in hybrid CPU-GPU architectures. The expected workplan